



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 1 619 570 A1

(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 158(3) EPC

(43) Date of publication:
25.01.2006 Bulletin 2006/04

(51) Int Cl.:
G05F 3/24 (2006.01)

(21) Application number: 04726321.5

(86) International application number:
PCT/JP2004/005001

(22) Date of filing: 07.04.2004

(87) International publication number:
WO 2004/097543 (11.11.2004 Gazette 2004/46)

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IT LI LU MC NL PL PT RO SE SI SK TR
Designated Extension States:
AL HR LT LV MK

(72) Inventor: KIMURA, Hajime,
SEMICONDUCTOR ENERGY LAB. CO., LTD
Kanagawa 2430036 (JP)

(30) Priority: 25.04.2003 JP 2903123000

(74) Representative: Grünecker, Kinkeidley,
Stockmair & Schwannhüusser
Anwaltssozietät
Maximilianstrasse 58
80538 München (DE)

(71) Applicant: SEMICONDUCTOR ENERGY
LABORATORY CO., LTD.
Atsugi-shi, Kanagawa 243-0036 (JP)

(54) **SEMICONDUCTOR DEVICE**

(57) The invention provides a semiconductor device having a transistor that can supply a proper current to a load (EL pixel and signal line) without being influenced by variations. A voltage of each terminal of a transistor is controlled by a feedback circuit using an amplifier circuit. A current I_{data} is inputted from a current source circuit to the transistor, and the feedback circuit sets a gate-source voltage that the transistor requires for supplying the current I_{data} . The feedback circuit controls the transistor to operate in a saturation region. Then, a gate voltage required for supplying the current I_{data} is set. When using the transistor set in this manner, a proper current can be supplied to a load (EL pixel and signal line). Note that a required gate voltage can be set quickly because of an amplifier circuit.




FIG. 1

Description

TECHNICAL FIELD

[0001] The present invention relates to a semiconductor device having a function to control current supply to a load by a transistor. More particularly, the invention relates to a semiconductor device that includes a pixel having a current-driven light emitting element whose luminance changes depending on current, and a signal line driver circuit for driving the pixel.

BACKGROUND ART

[0002] In recent years, a so-called self-luminous type display device that includes a pixel formed of a light emitting element such as a light emitting diode (LED) attracts attention. As a light emitting element used for such a self-luminous type display device, an organic light emitting diode (OLED), an organic EL element, or an electroluminescence (EL) element attracts attention and has been used for an organic EL display and the like.

[0003] Since a light emitting element such as an OLED is self-luminous type, it has the advantages of a higher visibility of a pixel than a liquid crystal display, a fast response without a need of backlight, and the like. Further, the luminance of a light emitting element can be controlled by current.

[0004] As a driving method of a display device using such a self-luminous type light emitting element, a passive matrix method and an active matrix method are known. The former has problems such as difficulty in realizing a large and high luminance display, though its simple structure. Therefore, in recent years, the active matrix method has been actively developed, in which a current flowing to a light emitting element is controlled by a thin film transistor (TFT) provided in a pixel circuit.

[0005] In the case of a display device adopting such an active matrix method, there are problems in that a current flowing to a light emitting element changes due to variations in current characteristics of driving TFTs and variations in luminance are caused.

[0006] That is, in the case of a display device adopting the active matrix method, driving TFTs for driving a current flowing to light emitting elements are used in a pixel circuit, and there are problems in that a current flowing to the light emitting elements changes due to variations in characteristics of these driving TFTs and variations in luminance are caused. Thus, suggested are various circuits for suppressing variations in luminance, in which a current flowing to light emitting elements does not change even when characteristics of driving TFTs in a pixel circuit vary.

(Patent Document 1)

Published Japanese Translation of PCT International Publication for Patent Application No. 2002-517908

(Patent Document 2)

International Publication WO 01/06484

(Patent Document 3)

Published Japanese Translation of PCT International Publication for Patent Application No. 2002-514320

(Patent Document 4)

International Publication WO 02/39420

[0007] A configuration of an active matrix display device is disclosed in Patent Documents 1 to 4. Disclosed in Patent Documents 1 to 3 is a circuit configuration in which a current flowing to light emitting elements does not change due to variations in characteristics of driving TFTs disposed in a pixel circuit. This configuration is called a current writing pixel or a current input pixel. Meanwhile, disclosed in Patent Document 4 is a circuit configuration for suppressing changes in signal current due to variations in TFTs in a source driver circuit.

[0008] FIG. 6 shows a first configuration example of an existing active matrix display device disclosed in Patent Document 1. A pixel shown in FIG. 6 comprises a source signal line 601, first to third gate signal lines 602 to 604, a current supply line 605, TFTs 606 to 609, a storage capacitor 610, an EL element 611, and an image signal inputting current source 612.

[0009] A gate electrode of the TFT 606 is connected to the first gate signal line 602, a first electrode thereof being connected to the source signal line 601 and a second electrode thereof being connected to a first electrode of the TFT 607, a first electrode of the TFT 608 and a first electrode of the TFT 609. A gate electrode of the TFT 607 is connected to the second gate signal line 603, a second electrode thereof being connected to a gate electrode of the TFT 608. A second electrode of the TFT 608 is connected to the current supply line 605. A gate electrode of the TFT 609 is connected to the third gate signal line 604, a second electrode thereof being connected to an anode of the EL element 611. The storage capacitor 610 is connected between the gate electrode of the TFT 608 and the current supply line, and holds a gate-source voltage of the TFT 608. The current supply line 605 and a cathode of the EL element 611 are inputted with respective predetermined potentials and have a potential difference therebetween.

[0010] Operations from writing of a signal current to light emission are described with reference to FIG. 7. Each component in the drawings is denoted by the same reference numeral as FIG. 6. FIGS. 7A to 7C are schematic diagrams each showing a current flow. FIG. 7C shows a relationship between currents flowing in each path in writing a signal current. FIG. 7E shows a voltage that is held in the storage capacitor 610 in writing a signal current also, namely the gate-source voltage of the TFT 608.

[0011] First, a pulse is inputted to the first gate signal line 602 and the second gate signal line 603, and the TFTs 606 and 607 are turned on. A current flowing in the

source signal line at this time, namely a signal current is referred to as I_{data} .

[0012] Since the current I_{data} flows in the source signal line, a current flows in a pixel through current paths I_1 and I_2 as shown in FIG. 7A. The relationship between the divided currents is shown in FIG. 7D. It is needless to say that $I_{data} = I_1 + I_2$ is satisfied.

[0013] At the moment when the TFT 606 is turned on, electric charges are not held in the storage capacitor 610 yet, thus the TFT 608 is off. Accordingly, I_2 is equal to 0 whereas I_{data} is equal to I_1 . That is, during this period, current flows only in accordance with electric charges accumulated in the storage capacitor 610.

[0014] Then, electric charges are slowly accumulated in the storage capacitor 610, and thereby a potential difference begins to occur between both electrodes (FIG. 7E). When a potential difference between both electrodes being equal to V_{th} (FIG. 7E, point A), the TFT 608 is turned on and I_2 is generated. Since $I_{data} = I_1 + I_2$ is satisfied as described above, I_1 gradually decreases, though current flows yet and electric charges are accumulated in the storage capacitor.

[0015] In the storage capacitor 610, electric charges continue to be accumulated until a potential difference between both electrodes thereof, that is, the gate-source voltage of the TFT 608 becomes equal to a desired voltage, namely a voltage (VGS) that allows the TFT 608 to supply the current I_{data} . When the accumulation of electric charges is completed (FIG. 7E, point B), the current I_1 stops flowing, the TFT 608 supplies a current corresponding to the VGS at this time, and thereby I_{data} becomes equal to I_2 (FIG. 7E). Thus, the steady state is reached. That is the end of the writing operation of signals. Finally, the selection of the first gate signal line 602 and the second gate signal line 603 is completed and the TFTs 606 and 607 are turned off.

[0016] Subsequently, a light emitting operation starts. A pulse is inputted to the third gate signal line 604 and the TFT 609 is turned on. Since the storage capacitor 610 holds the VGS that has been written earlier, the TFT 608 is on and the current I_{data} is supplied from the current supply line 605. Accordingly, the EL element 611 emits light. When the TFT 608 is set to operate in a saturation region at this time, the current I_{data} can flow without changes even when a source-drain of the TFT 608 voltage varies.

[0017] Such an operation that outputs a set current is called an output operation herein. The current writing pixel shown above as an example has the advantages that even when there are variations in characteristics of the TFT 608 and the like, the storage capacitor 610 holds a gate-source voltage required for flowing the current I_{data} , a desired current can be supplied to the EL element with accuracy, and thereby variations in luminance due to variations in characteristics of TFTs can be suppressed.

[0018] Described above is an example for correcting changes in current due to variations of driving TFTs in a pixel circuit. The same problem occurs in a source driver

circuit. Disclosed in Patent Document 4 is a circuit configuration for preventing changes in signal current due to production variations of TFTs in a source driver circuit.

DISCLOSURE OF THE INVENTION

(Problems to be Solved by the Invention)

[0019] As set forth above, according to the conventional technologies, a circuit is configured so that a signal current and a current for driving a TFT, or a signal current and a current flowing to a light emitting element in light emission may be equal or proportional to each other.

[0020] However, parasitic capacitance of wiring used for supplying a signal current to a driving TFT and a light emitting element is considerably large. Therefore, there are problems in that in the case of a signal current being small, the time constant for charging parasitic capacitance of wiring is increased, and thereby signal writing speed becomes slower. That is, the problem is that it takes a long time to develop at a gate terminal a voltage required for flowing a signal current supplied to a transistor, and signal writing speed becomes slower.

[0021] In view of the foregoing, it is an object of the invention to provide a semiconductor device that can reduce the influences of variations in characteristics of transistors, and improve sufficiently signal writing speed even in the case of a signal current being small.

(Means for Solving the Problems)

[0022] In order to achieve the aforementioned object, according to the invention, a potential of a transistor that supplies a current to a load is controlled by an amplifier circuit, and a potential of a gate of the transistor is stabilized by a feedback circuit.

[0023] The invention is characterized by having a circuit in which a current supplied to a load is controlled by a transistor whose source or drain is connected to a current source circuit, and an amplifier circuit for controlling at least one potential selected from a source potential, a drain potential and a gate potential of the transistor.

[0024] The invention is characterized by having a circuit in which a current supplied to a load is controlled by a transistor whose source or drain is connected to a current source circuit, and an amplifier circuit for controlling the transistor to operate in a saturation region when a current is supplied from the current source circuit thereto.

[0025] The invention is characterized by having a circuit in which a current supplied to a load is controlled by a transistor whose source or drain is connected to a current source circuit, and an amplifier circuit for stabilizing a potential between the drain and a gate of the transistor.

[0026] The invention is characterized by having a circuit in which a current supplied to a load is controlled by a transistor whose source or drain is connected to a current source circuit, and a feedback circuit for stabilizing a potential between the drain and a gate of the transistor.

[0027] The invention is characterized by having a transistor that controls a current supplied to a load and an operational amplifier, wherein a non-inverting input terminal of the operational amplifier is connected to a drain terminal of the transistor connected to a current source circuit, an inverting input terminal of the operational amplifier is connected to a gate terminal of the transistor, and an output terminal of the operational amplifier is connected to the gate terminal and the inverting input terminal.

[0028] The invention provides a semiconductor device characterized by having a transistor that controls a current supplied to a load and a voltage follower circuit, wherein an input terminal of the voltage follower circuit is connected to a drain terminal of the transistor connected to a current source circuit, and an output terminal of the voltage follower circuit is connected to a gate terminal of the transistor. In this configuration of the invention, the voltage follower circuit may be constituted by a source follower circuit.

[0029] In the invention, the type of applicable transistor is not especially limited, and a thin film transistor (TFT) using a non-single crystalline semiconductor film typified by amorphous silicon and polycrystalline silicon, a MOS transistor formed by using a semiconductor substrate or an SOI substrate, a junction transistor, a transistor using an organic semiconductor or a carbon nanotube, and other transistors may be employed. In addition, the type of substrate on which the transistor is disposed is not especially limited, and the transistor may be formed on a single crystalline substrate, an SOI substrate, a glass substrate, or the like.

[0030] Note that in the invention, connection means electrical connection. Accordingly, other element, switch and the like may be disposed therebetween.

(Effect of the invention)

[0031] According to the invention, a feedback circuit is constituted by an amplifier circuit in order to control a transistor. As a result, the transistor can output a constant current without being influenced by variations. Such a settling operation can be carried out quickly since the amplifier circuit is used. Thus, a current can be outputted with accuracy in an output operation.

BRIEF DESCRIPTION OF THE DRAWINGS

[0032]

FIG. 1 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 2 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 3 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 4 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 5 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 6 is a diagram showing a configuration of an existing pixel.

FIG. 7 shows operations of an existing pixel.

FIG. 8 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 9 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 10 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 11 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 12 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 13 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 14 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 15 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 16 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 17 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 18 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 19 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 20 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 21 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 22 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 23 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 24 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 25 is a diagram showing an operation of the semiconductor device of the invention.

FIG. 26 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 27 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 28 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 29 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 30 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 31 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 32 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 33 is a diagram showing a configuration of the semiconductor device of the invention.

FIG. 34 is a diagram showing a configuration of the

display device of the invention.

FIG. 35 is a diagram showing a configuration of the display device of the invention.

FIG. 36 is a diagram showing an operation of the display device of the invention.

FIG. 37 is a diagram showing an operation of the display device of the invention.

FIG. 38 is a diagram showing an operation of the display device of the invention.

FIG. 39 shows electronic apparatuses to which the invention can be applied.

BEST MODE FOR CARRYING OUT THE INVENTION

[0033] Embodiment modes of the invention will be described hereinafter with reference to the accompanying drawings. However, it is to be understood that various changes and modifications will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the invention, they should be constructed as being included therein.

[Embodiment Mode 1]

[0034] The invention can be applied to various analog circuits having a current source as well as a pixel having a light emitting element such as an EL element. Thus, in this embodiment mode, the principle of the invention is described.

[0035] FIG. 1 shows a configuration based on the basic principle of the invention. A current source circuit 101 and a current source transistor 102 are connected between a wiring 104 and a wiring 105. FIG. 1 shows the case in which a current flows from the current source circuit 101 to the current source transistor 102. A first input terminal 108 of an amplifier circuit 107 is connected to a drain terminal of the current source transistor 102. A second input terminal 110 of the amplifier circuit 107 is connected to a gate terminal of the current source transistor 102. An output terminal 109 of the amplifier circuit 107 is connected to the gate terminal of the current source transistor 102.

[0036] A storage capacitor 103 is connected to the gate terminal of the current source transistor 102 and a wiring 106 in order to hold a gate voltage of the current source transistor 102. It is to be noted that the storage capacitor 103 can be omitted when a gate capacitor of the current source transistor 102 or the like is used instead.

[0037] In such a configuration, a current I_{data} is supplied and inputted from the current source circuit 101 and it flows to the current source transistor 102. The amplifier circuit 107 controls so that the current I_{data} supplied from the current source circuit 101 may flow to the current source transistor 102 and the steady state may be reached during a period in which the current source transistor 102 operates in a saturation region. Thus, a gate potential of the current source transistor 102 is set to a value required for flowing the current I_{data} . At this time,

the gate potential of the current source transistor 102 is set to a proper value independently of current characteristics (mobility, threshold voltage and the like) and size (gate width W and gate length L) of the current source transistor 102. Therefore, even there are variations in current characteristics and size of the current source transistor 102, the current source transistor 102 can supply the current I_{data} . As a result, the current source transistor 102 can operate as a current source without being influenced by variations in current characteristics and size, and supply a current to various loads (another current source transistor, a pixel, a signal line driver circuit, and the like).

[0038] Since the output impedance of the amplifier circuit 107 is not high, a large current can be outputted from the output terminal 109. Thus, the gate terminal of the current source transistor 102 can be charged quickly. That is, writing of the current I_{data} can be carried out faster to be completed quickly, and thereby it takes a short time to reach the steady state.

[0039] An operation of the amplifier circuit 107 is described next. The amplifier circuit 107 has a function to detect voltages of the first input terminal 108 and the second input terminal 110, and amplify the difference between these input voltages to output to the output terminal 109. In FIG. 1, the second input terminal 110 and the output terminal 109 are connected to each other, namely they constitute a feedback circuit. Because of the feedback circuit, the voltage of the second input terminal 110 changes depending on the voltage of the output terminal 109, and the voltage of the output terminal 109 changes also depending on the voltage of the second input terminal 110. Through such a feedback operation, a voltage to stabilize the state of each input terminal can be outputted from the output terminal 109.

[0040] In FIG. 1, the drain terminal of the current source transistor 102 is connected to the first input terminal 108, the gate terminal thereof being connected to the second input terminal 110 and the output terminal 109. Accordingly, a voltage to stabilize the voltages of the drain terminal and the gate terminal of the current source transistor 102 is outputted to the gate terminal of the current source transistor 102 by the amplifier circuit 107. At this time, the current I_{data} is supplied from the current source circuit 101 to the current source transistor 102. As a result, a voltage that allows the current source transistor 102 to supply the current I_{data} is outputted from the current source circuit 101 to the gate terminal of the current source transistor 102.

[0041] In general, an operating region of a transistor (an NMOS transistor taken as an example herein for simplicity) can be divided into a linear region and a saturation region. The boundary between these regions is, when a drain-source voltage is V_{ds} , a gate-source voltage is V_{gs} and a threshold voltage is V_{th} , a point at which $(V_{gs} - V_{th}) = V_{ds}$ is satisfied. In the case of $(V_{gs} - V_{th}) > V_{ds}$ being satisfied, a transistor operates in a linear region and a current value is determined by the V_{ds} and V_{gs} .

On the other hand, in the case of $(V_{GS} - V_{th}) < V_{DS}$ being satisfied, a transistor operates in a saturation region and a current value does not change so much even when the V_{DS} varies. That is, the current value is determined only by the V_{GS} .

[0042] As is evident from the foregoing, the amplifier circuit 107 controls the current source transistor 102 to operate in a saturation region. According to this, the gate potential of the current source transistor 102 is set to a voltage required for supplying the current I_{data} , in order that the current source transistor 102 operates in a saturation region, $(V_{GS} - V_{th}) < V_{DS}$ has to be satisfied. The threshold voltage V_{th} of an N-channel transistor is generally more than 0, therefore, the potential of the drain terminal of the current source transistor 102 has to be at least equal to or more than this potential of the gate terminal. The amplifier circuit 107 controls the current source transistor 102 so as to achieve such an operation.

[0043] As set forth above, the feedback circuit including the amplifier circuit 107 allows the gate potential of the current source transistor 102 to be set so as to flow a current as large as that supplied from the current source circuit 101. The setting operation can be completed quickly because the amplifier circuit 107 is used, and thereby writing is completed in a short time. The current source transistor 102 set in this manner can operate as a current source circuit and supply a current to various loads.

[0044] Although FIG. 1 shows the case in which a current flows from the current source circuit 101 to the current source transistor 102, the invention is not limited to this. FIG. 2 shows the case in which a current flows from a current source transistor 202 to a current source circuit 201. As shown in the drawings, when the polarity of the current source transistor 202 is changed, the direction of current can be changed without modifying the connection of the circuit.

[0045] Although an N-channel transistor is used for the current source circuit 101, the invention is not limited to this, and a P-channel transistor may be used as well. However, when the polarity of the transistor is changed without modifying the direction of current, a source terminal and a drain terminal are changed over. Therefore, the connection of the circuit has to be changed. A configuration in that case is shown in FIG. 3. The current source circuit 101 and a current source transistor 302 are connected between the wiring 104 and the wiring 105. FIG. 3 shows the case in which a current flows from the current source circuit 101 to the current source transistor 302, though the direction of current can be changed as the case shown in FIG. 2. The first input terminal 108 of the amplifier circuit 107 is connected to a drain terminal of the current source transistor 302. The second input terminal 110 of the amplifier circuit 107 is connected to a gate terminal of the current source transistor 302. The output terminal 109 of the amplifier circuit 107 is connected to the gate terminal of the current source transistor 302.

[0046] Accordingly, a voltage to stabilize the voltages of the drain terminal and the gate terminal of the current source transistor 302 is outputted to the gate terminal of the current source transistor 302 by the amplifier circuit 107. At this time, the current I_{data} is supplied from the current source circuit 101 to the current source transistor 302. As a result, a voltage that allows the current source transistor 302 to supply the current I_{data} is outputted from the current source circuit 101 to the gate terminal of the current source transistor 302.

[0047] It is to be noted that in FIG. 1, the capacitor element 103 is only required to hold the gate potential of the current source transistor 102, thus a potential of the wiring 106 may be set arbitrarily. Therefore, potentials of the wiring 105 and the wiring 106 may be equal or different. However, a current value of the current source transistor 102 is determined by the gate-source voltage thereof. Accordingly, the capacitor element 103 preferably holds the gate-source voltage of the current source transistor 102, and the wiring 106 is thus preferably connected to the source terminal of the current source transistor 102 (wiring 105). As a result, influences of wiring resistance and the like can be suppressed.

[0048] Similarly in FIG. 2, it is desirable that a wiring 206 is connected to a source terminal of the current source transistor 202 (wiring 205). Furthermore, in FIG. 3, the wiring 106 is preferably connected to a source terminal of the current source transistor 302.

[0049] Note that any type of load can be employed. It may be an element such as a resistor, a transistor, an EL element, other light emitting elements, a current source circuit including a transistor, a capacitor, a switch and the like, and a wiring connected to a certain circuit. In addition, a signal line may be used as well as a signal line and a pixel connected thereto. The pixel may comprise any display element such as an EL element and an element used for an FED.

[Embodiment Mode 2]

[0050] Shown in Embodiment Mode 2 is an example of the amplifier circuit used in FIGS. 1 to 3.

[0051] First, an operational amplifier is taken as an example of the amplifier circuit. FIG. 4 is a configuration diagram corresponding to FIG. 1, which shows the case of adopting an operational amplifier as an amplifier circuit. The first input terminal 108 of the amplifier circuit 107 corresponds to a non-inverting (positive phase) input terminal of an operational amplifier 407 whereas the second input terminal 110 corresponds to an inverting input terminal.

[0052] The operational amplifier normally operates so that a potential of a non-inverting (positive phase) input terminal may be equal to a potential of an inverting input terminal. Accordingly, in FIG. 4, the gate potential of the current source transistor 102 is controlled to be equal to the drain potential of the current source transistor 102. Thus, $V_{GS} = V_{DS}$ is satisfied, and thereby the current

source transistor 102 operates in a saturation region in the case of V_{th} being more than 0.

[0053] Similarly to FIG. 4, FIG. 5 shows a configuration diagram corresponding to FIG. 2 and FIG. 8 shows a configuration diagram corresponding to FIG. 3. It is to be noted that any type of operational amplifier may be used as the operational amplifier used in FIGS. 4 to 8. A voltage feedback operational amplifier or a current feedback operational amplifier may be used. Alternatively, an operational amplifier added with various correction circuits such as a phase compensation circuit, a variation correction circuit and an offset voltage correction circuit.

[0054] The operational amplifier normally operates so that a potential of a non-inverting (positive phase) input terminal may be equal to a potential of an inverting input terminal, though the potentials of the non-inverting (positive phase) input terminal and the inverting input terminal may not be equal due to variations in characteristics and the like. In other words, an offset voltage may be generated. In that case, similarly to a normal operational amplifier, potentials of a non-inverting (positive phase) input terminal and an inverting input terminal may be adjusted to be equal to each other. In the case of the invention, however, the current source transistor 102 is only required to be controlled to operate in a saturation region. Therefore, within a range where the current source transistor 102 operates in a saturation region, an offset voltage may be generated in the operational amplifier and variations in offset voltages do not have an effect. Accordingly, even when the operational amplifier is constituted by transistors whose current characteristics vary significantly, it can operate normally.

[0055] Accordingly, a thin film transistor (including amorphous and polycrystalline), an organic transistor or the like may be effectively used instead of a single crystalline transistor.

[0056] When focusing on the connection of the circuit shown in FIG. 4, the inverting input terminal of the operational amplifier is connected to the output terminal. This is a circuit configuration that is generally called a voltage follower circuit. That is, a voltage of the non-inverting (positive phase) input terminal is outputted to the output terminal, and the input and output impedances are converted. Therefore, not only the operational amplifier connected as shown in FIG. 4 but also a circuit having a function similar to the voltage follower circuit may be utilized as the amplifier circuit shown in FIGS. 1 to 3.

[0057] There is a source follower circuit as a circuit for converting the input and output impedances. In a normal source follower circuit, an input potential and an output potential are not equal to each other. However, in the amplifier circuit used in FIGS. 1 to 3, the input potential and the output potential thereof are not required to be equal to each other, that is, it has only to be a circuit that can control the current source transistor 102 to operate in a saturation region. Thus, FIG. 9 shows a configuration in the case of using a source follower circuit as an amplifier circuit. When a potential of an input terminal (gate

terminal of an amplifying transistor 901), namely a potential of the drain terminal of the current source transistor 102 changes, a potential of an output terminal (source terminal of the amplifying transistor 901), namely a potential of the gate terminal of the current source transistor 102 also changes. When the potential of the gate terminal of the current source transistor 102 changes, a potential of the drain terminal of the current source transistor 102 also changes. In this manner, a feedback circuit is constituted.

[0058] In FIG. 9, an N-channel transistor that is the same polarity as the current source transistor 102 is used as the amplifying transistor 901. Accordingly, the potential of the output terminal (source terminal of the amplifying transistor 901) is lower than the potential of the input terminal (gate terminal of the amplifying transistor 901) by a gate-source voltage of the amplifying transistor 901. Thus, the current source transistor 102 operates in a saturation region. As is evident from the foregoing, in the case of the source follower circuit being used as an amplifying circuit, it is preferably configured so that the current source transistor 102 may operate in a saturation region easily (in the case of FIG. 9, the amplifying transistor 901 is an N-channel transistor). However, the invention is not limited to this, and a P-channel transistor may be employed. FIG. 10 shows a configuration diagram corresponding to FIG. 2 and FIG. 11 shows a configuration diagram corresponding to FIG. 3. An amplifying transistor 1001 that has the same polarity as the current source transistor is used in both FIG. 10 and FIG. 11, though the invention is not limited to this.

[0059] Although biasing transistors 402, 1002 and 1102 are used and a bias voltage is applied to gate terminals thereof in FIGS. 9 to 11, the invention is not limited to this. A resistor and the like may be used instead of the biasing transistor. Alternatively, a push-pull circuit may be constituted by a transistor that has the opposite polarity to the amplifying transistor.

[0060] In the case of the source follower circuit, similar to the case of the operational amplifier, variations in output voltages do not have an effect within a range where the current source transistor operates in a saturation region. Accordingly, even when the source follower circuit is constituted by transistors whose current characteristics vary significantly, it can operate normally.

[0061] As described above, within a range where the current source transistor operates in a saturation region, variations in output voltages of the amplifier circuit do not have an effect. Therefore, in the voltage follower circuit, the source follower circuit and the like, an input voltage has not to be proportional to an output voltage. That is, any circuit can be adopted as long as it controls the current source transistor to operate in a saturation region.

[0062] As set forth above, within a range where the current source transistor operates in a saturation region, variations in characteristics of the amplifier circuits used in FIGS. 1 to 3 do not have an effect. Accordingly, even in the case of the amplifier circuit being constituted by

transistors whose current characteristics vary significantly, it can operate normally.

[0063] Accordingly, a thin film transistor (including amorphous and polycrystalline), an organic transistor or the like may be effectively used instead of a single crystalline transistor.

[0064] Although the operational amplifier and the source follower circuit are used as an example of the amplifier circuit, the invention is not limited to this. The amplifier circuit can be constituted by other various circuits such as a differential circuit, a common drain amplifier circuit and a common source amplifier circuit.

[0065] It is to be noted that the description in this embodiment mode corresponds to a detailed description of a part of the configuration shown in Embodiment Mode 1. However, various changes and modifications are possible unless such changes and modifications depart from the scope of the invention. Therefore, the description in Embodiment Mode 1 can be applied to this embodiment mode.

[Embodiment Mode 3]

[0066] A current I_{data} is supplied from a current source circuit, and a current source transistor is set to flow the current I_{data} . Then, the current source transistor set in this manner operates as a current source circuit and supplies a current to various loads. Described in this embodiment mode are a connection between a load and a current source transistor, a configuration of a transistor when supplying a current to a load, and the like.

[0067] Although this embodiment mode will be described, for simplicity, with reference to the configuration shown in FIG. 1, and more particularly the configuration using an operational amplifier as an amplifier circuit (FIG. 4), the invention is not limited to this. This embodiment mode can be easily applied to other configurations as shown in FIGS. 2 to 11.

[0068] In addition, described in this embodiment mode is the case where a current flows from the current source circuit to the current source transistor and the current source transistor is an N-channel transistor, though the invention is not limited to this. This embodiment mode can be easily applied to other configurations as shown in FIGS. 2 to 11.

[0069] First, FIG. 12 shows a configuration in which a current supplied from a current source circuit is supplied to a load by using a current source transistor only. In FIG. 13, an operational amplifier is used as an amplifier circuit.

[0070] An operation of FIG. 12 is described taking for example the case of an operational amplifier being used as an amplifier circuit. First, as shown in FIG. 13, a switch 1203 and a switch 1204 are turned on. Then, an operational amplifier 407 controls a gate potential of the current source transistor 102 so that the current source transistor 102 may flow a current I_{data} supplied from the current source circuit while operating in a saturation region. Since the operational amplifier 407 is used at this time,

writing can be carried out quickly. Subsequently, the switch 1204 is turned off as shown in FIG. 14, and thereby the gate potential of the current source transistor 102 is held in the capacitor element 103. When the switch 1203 is turned off as shown in FIG. 15, current supply is stopped. Then, a switch 1202 is turned on as shown in FIG. 16, and thereby a current is supplied to a load 1201. The amount of current at this time is equal to the I_{data} when the current source transistor 102 operates in a saturation region. That is, even when there are variations in current characteristics and size of the current source transistor 102, influences thereof can be prevented.

[0071] Next, FIG. 17 shows a configuration diagram in which a current is supplied to a load by using a transistor other than the current source transistor. A gate terminal of the current transistor 1702 is connected to the gate terminal of the current source transistor 102. Thus, when the W/L of the current source transistor 102 and the current transistor 1702 is adjusted, the amount of current supplied to a load can be changed. Note that W is the channel width whereas L is the channel length herein. For example, when the W/L of the current transistor 1702 is small, the amount of current supplied to a load is reduced, and thereby the amount of I_{data} can be increased. As a result, writing of current can be carried out quickly. However, when there are variations in current characteristics of the current source transistor 102 and the current transistor 1702, influences thereof are inevitable.

[0072] FIG. 18 shows a configuration diagram in which a current is supplied to a load by using another transistor as well as the current source transistor. In the case of the current I_{data} of the current source circuit 101 being supplied, when the current leaks to the load 1201 or a current leaks from the load 1201, the proper amount of current cannot be set. The current is controlled by the switch 1202 in the case of FIG. 12, while it is controlled by a multi-transistor 1802 in the case of FIG. 18. A gate terminal of the multi-transistor 1802 is connected to the gate terminal of the current source transistor 102. Therefore, when the switches 1203 and 1204 are on and the current source transistor 102 operates in a saturation region, the multi-transistor 1802 is off. Thus, it does not adversely affect when the current I_{data} of the current source circuit 101 is supplied. On the other hand, when a current is supplied to the load, the current source transistor 102 and the multi-transistor 1802 whose gate terminals are connected to each other operate as a multi-gate transistor. Accordingly, a current smaller than the I_{data} is supplied to the load 1201. Since the amount of current supplied to the load becomes smaller, the amount of I_{data} can be increased. As a result, writing of current can be carried out quickly. When there are variations in current characteristics of the current source transistor 102 and the multi-transistor 1802, influences thereof are inevitable. However, a current is supplied to the load 1201 by using also the current source transistor 102, thus influences of the variations can be suppressed.

[0073] FIG. 19 shows a configuration for increasing

the current data supplied from the current source circuit 101 in a different manner than the one shown in FIG. 17 or 18. In FIG. 19, a parallel transistor 1902 is connected in parallel with the current source transistor 102. Therefore, when a current is supplied from the current source circuit 101, a switch 1901 is turned on. Meanwhile, in the case of a current being supplied to the load 1201, the switch 1901 is turned off. According to this, the current supplied to the load 1201 becomes smaller, and thereby the current data supplied from the current source circuit 101 can be increased.

[0074] In that case, however, variations of the current source transistor 102 and the parallel transistor 1902 have an effect. Thus, in the case of FIG. 19, when a current is supplied from the current source circuit 101, the amount of current may vary. That is, a large current is supplied first and the switch 1901 is turned on in accordance with the current. Then, a current flows in the parallel transistor 1902 and writing of current can be carried out quickly. In other words, this corresponds to a precharge operation. The current supplied from the current source circuit 101 is reduced thereafter, and the switch 1901 is turned off. Thus, the current is supplied and written to the current source transistor 102 only. According to this, influences of variations can be prevented. Then, the switch 1202 is turned on and a current is supplied to the load 1201.

[0075] In FIG. 19, the transistor is added in parallel with the current source transistor. FIG. 20 shows a configuration diagram in which a transistor is added in series. In FIG. 20, a series transistor 2002 is connected in series with the current source transistor 102. Therefore, when a current is supplied from the current source circuit 101, a switch 2001 is turned on, and thereby a source and a drain of the series transistor 2002 are short-circuited. When a current is supplied to the load 1201, the switch 2001 is turned off. Thus, the current source transistor 102 and the series transistor 2002 whose gate terminals are connected to each other operate as a multi-gate transistor. Accordingly, the gate length L is increased and the amount of current flowing to the load 1201 is reduced, and thereby the current data supplied from the current source circuit 101 can be increased.

[0076] In that case, however, variations of the current source transistor 102 and the series transistor 2002 have an effect. Thus, in the case of FIG. 20, when a current is supplied from the current source circuit 101, the amount of current may vary. That is, a large current is supplied first and the switch 2001 is turned on in accordance with the current. Then, a current flows in the current source transistor 102 and writing of current can be carried out quickly. In other words, this corresponds to a precharge operation. The current supplied from the current source circuit 101 is reduced thereafter, and the switch 2001 is turned off. Thus, the current is supplied and written to the current source transistor 102 and the series transistor 2002. According to this, influences of variations can be prevented. Then, the switch 1202 is turned on and a cur-

rent is supplied to the load 1201 by the current source transistor 102 and the series transistor 2002 that constitute a multi-gate transistor.

[0077] It is to be noted that various configurations shown in FIGS. 12 to 20 may be combined to obtain another configuration.

[0078] Although the current source circuit 101 and the load 1201 are switched over in FIGS. 12 to 20, the invention is not limited to this. For example, the current source circuit 101 and a wiring may be switched over. FIG. 21 shows a configuration corresponding to FIG. 12, in which the current source circuit 101 and a wiring are switched over. An operation of FIG. 21 is described hereinafter. First, the current data is supplied from the current source circuit 101 to the current source transistor 102, and switches 1203, 1204 and 2103 are turned on in the case of a current being set. Then, the current source transistor 102 operates as a current source circuit, and switches 2102 and 1202 are turned on in the case of a current being supplied to the load. In this manner, when the switches 1203 and 2102 are turned on/off, the current source circuit 101 and a wiring 2105 are switched over.

[0079] In the case of the current data being supplied from the current source circuit 101 to the current source transistor 102, the switch 2103 is turned on and a current is supplied to the wiring 105 to turn off the switch 1202, though the invention is not limited to this. When the current data is supplied from the current source circuit 101 to the current source transistor 102, a current may flow into the load 1201.

[0080] The capacitor element 103 holds the gate potential of the current source transistor 102. It is more desirable that the wiring 105 is connected to the source terminal of the current source transistor in order to hold the gate-source voltage.

[0081] FIG. 21 shows a configuration diagram corresponding to FIG. 12, in which the current source circuit 101 and the load 1201 are switched over, though the invention is not limited to this. A configuration in which the current source circuit 101 and the load 1201 are switched over can be achieved in any one of the configurations shown in FIGS. 12 to 20.

[0082] It is to be noted that although the switches are arranged in each part in the configurations described above, the arrangement is not limited to the foregoing. The switches may be disposed anywhere as long as they operate normally.

[0083] In the case of the configuration shown in FIG. 12, it may be connected as shown in FIG. 24 when the current data is supplied from the current source circuit 101 to the current source transistor 102, while it may be connected as shown in FIG. 25 when the current source transistor 102 operates as a current source circuit and a current is supplied to the load 1201. Thus, the configuration shown in FIG. 12 may be connected as shown in FIG. 26. The arrangement of the switches 1202, 1203 and 1204 is modified in FIG. 26, but they operate normally.

[0084] The switches shown in FIG 12 and the like may be any one of electrical ones and mechanical ones as long as a current flow can be controlled. They may be transistors, diodes, or logic circuits made of combinations thereof. When a transistor being used as a switch, since it operates only as a switch, the polarity (conductivity type) of the transistor is not particularly restricted. However, in the case of an off current being desirable to be small, it is desirable to use a transistor having the polarity less in the off current. As a transistor less in the off current, there is the one in which an LDD region is disposed, and so on. Furthermore, when a transistor functioning as a switch operates in a state where a potential of a source terminal thereof is close to a low potential side power supply (Vss, Vgnd, 0 V and so on), an n-channel type is desirably used. On the contrary, when it operates in a state where a potential of the source terminal is close to a high potential side power supply (Vdd and so on), a p-channel type is desirably used. The reason for this is that since the absolute value of a gate-source voltage can be made larger, the transistor can easily operate as a switch. With both an n-channel type and a p-channel type, a CMOS type switch may be formed.

[0085] Although various examples are shown above, the invention is not limited to this. The current source transistor and various transistors operating as current sources may be disposed in various configurations. Therefore, the invention can be applied to any configuration as long as it operates similarly.

[0086] It is to be noted that this embodiment mode is described with reference to the configurations shown in Embodiment Modes 1 and 2. However, the invention is not limited to this and various changes and modifications are possible unless such changes and modifications depart from the scope of the invention. Therefore, the descriptions in Embodiment Modes 1 and 2 can be applied to this embodiment mode.

[Embodiment Mode 4]

[0087] The configurations each including one current source circuit and one current source transistor are described above. Described in this embodiment mode is the case where a plurality of current source transistors are disposed.

[0088] FIG 27 shows a configuration corresponding to FIG 13, in which a plurality of current source transistors are disposed. In FIG 27, one current source circuit 101 and one operational amplifier 407 are disposed corresponding to a plurality of current source transistors. A plurality of current source circuits or a plurality of operational amplifiers may be disposed corresponding to a plurality of current source transistors. However, since the circuit scale increases, one current source circuit 101 and one operational amplifier 407 are preferably disposed.

[0089] A configuration of FIG 27 is described next. First, the current source circuit 101 and the operational

amplifier 407 are disposed, which are collectively called a resource circuit 2701 hereinafter. The resource circuit 2701 is connected to a current line 2702 connected to the current source circuit 101 and a voltage line 2703 connected to an output terminal of the operational amplifier 407. The current line 2702 and the voltage line 2703 are connected to a plurality of unit circuits. A unit circuit 2704a includes a current source transistor 102a, a capacitor element 103a, switches 1202a, 1203a, and 1204a, and the like. The unit circuit 2704a is connected to a load 1201a. A unit circuit 2704b has a similar configuration to the unit circuit 2704a. The two unit circuits are connected herein for simplicity, though the invention is not limited to this. The number of unit circuits may be determined arbitrarily.

[0090] As for operations, since a plurality of unit circuits are connected to one current line 2702 and one voltage line 2703, each unit circuit is selected and a current and a voltage are sequentially supplied thereto from the resource circuit 2701 through the current line 2702 and the voltage line 2703. For example, the operation is carried out such that the switches 1202a and 1204a are turned on first to input a current and a voltage to the unit circuit 2704a, and switches 1203b and 1204b are turned on next to input a current and a voltage to the unit circuit 2704b.

[0091] These switches can be controlled by a digital circuit such as a shift register, a decoder circuit, a counter circuit, and a latch circuit.

[0092] In the case where the loads 1201a, 1201b and the like are display elements such as EL elements, the unit circuit and the load constitute one pixel, and the resource circuit 2701 corresponds to a (part of) signal line driver circuit that supplies a signal to a pixel connected to a signal line (current line or voltage line). In other words, FIG 27 shows one column of pixels and a (part of) signal line driver circuit. In that case, a current outputted from the current source circuit 101 corresponds to an image signal. When this image signal current is changed in an analog manner or a digital manner, the proper amount of current can be supplied to each load (display element such as an EL element). At this time, the switches 1202a and 1204a, the switches 1203b and 1204b, and the like are controlled by a gate line driver circuit.

[0093] Further, in the case of the current source circuit 101 in FIG 27 being a (part of) signal line driver circuit, the current source circuit 101 is required to output a current accurately without being influenced by variations in current characteristics and size of transistors. Accordingly, the current source circuit 101 in the (part of) signal line driver circuit is constituted by a current source transistor, and a current can be supplied from another current source circuit to the current source transistor. In other words, when the loads 1201a, 1201b and the like in FIG 27 are a signal line, a pixel, or the like, a unit circuit constitutes a (part of) signal line driver circuit, and the resource circuit 2701 is a (part of) current source circuit that supplies a signal to a current source transistor (cur-

rent source circuit) in the signal line driver circuit connected to a current line. That is, FIG. 27 shows a plurality of signal lines, a (part of) signal line driver circuit, and a (part of) current source circuit that supplies a current to the signal line driver circuit.

[0094] In this case, a current outputted from the current source circuit 101 corresponds to a current supplied to a signal line and a pixel. Therefore, in the case of, for instance, a current corresponding to a current outputted from the current source circuit 101 being supplied to a signal line and a pixel, the current outputted from the current source circuit 101 corresponds to an image signal. When this image signal current is changed in an analog manner or a digital manner, the proper amount of current can be supplied to each load (signal line and a pixel). At this time, the switches 1203a and 1204a, the switches 1203b and 1204b, and the like are controlled by a circuit (shift register, latch circuit and the like) that is a part of the signal line driver circuit.

[0095] It is to be noted that the circuit and the like (shift register, latch circuit and the like) for controlling the switches 1203a and 1204a and the switches 1203b and 1204b are disclosed in International Publication WO 03/038796, International Publication WO 03/038797, and the like. The invention can be implemented in combination with the descriptions thereof.

[0096] Alternatively, in the case of a predetermined amount of current being outputted from the current source circuit 101, a switch or the like being used for controlling whether to supply the current, and a current corresponding thereto being supplied to a signal line and a pixel, the current outputted from the current source circuit 101 corresponds to a signal current for supplying a predetermined amount of current. The switch for determining whether to supply a current to a signal line and a pixel is controlled in a digital manner to control the amount of current supplied to the signal line and the pixel, and thereby the proper amount of current can be supplied to each load (signal line and pixel). In that case, the switches 1203a and 1204a, the switches 1203b and 1204b, and the like are controlled by a circuit (shift register, latch circuit and the like) that is a part of a signal line driver circuit. At this time, however, a driver circuit (shift register, latch circuit and the like) is needed for controlling the switch that determines whether to supply a current to a signal line and a pixel. Accordingly, the driver circuit (shift register, latch circuit and the like) for controlling the switch is needed as well as a driver circuit (shift register, latch circuit and the like) for controlling the switches 1203a and 1204a, the switches 1203b and 1204b, and the like. These driver circuits may be provided separately. For example, a shift register for controlling the switches 1203a and 1204a and the switches 1203b and 1204b may be provided independently. Alternatively, the driver circuit (shift register, latch circuit and the like) for controlling the switch and the driver circuit (shift register, latch circuit and the like) for controlling the switches 1203a and 1204a, the switches 1203b and 1204b, and the like may

be shared partially or entirely. For example, one shift register may be used for controlling both the switches, or an output (image signal) of a latch circuit and the like in a driver circuit (shift register, latch circuit and the like) may be used for controlling the switch that determines whether to supply a current to a signal line and a pixel.

[0097] It is to be noted that the driver circuit (shift register, latch circuit and the like) for controlling the switch that determines whether to supply a current to a signal line and a pixel and the driver circuit (shift register, latch circuit and the like) for controlling the switches 1203a and 1204a, the switches 1203b and 1204b, and the like are disclosed in International Publication WO 03/038793, International Publication WO 03/038794, International Publication WO 03/038795 and the like. The invention can be implemented in combination with the descriptions thereof.

[0098] FIG. 27 shows the case in which one current source transistor is disposed corresponding to one load. The case in which a plurality of current source transistors are disposed corresponding to one load is next shown in FIG. 28. Two unit circuits are connected to one load here-in for simplicity, though the invention is not limited to this. Three or more unit circuits may be connected or a single unit circuit may be connected. The amount of current flowing to a load 1201aa can be controlled by turning on/off a switch 2801aa and a switch 2801ba. In the case of, for instance, a current value (1aa) outputted from a unit circuit 2704aa being different from a current value (1ba) outputted from a unit circuit 2704ba, four different amounts of current flowing to the load 1201aa can be controlled by turning on/off the switch 2801aa and the switch 2801ba. For example, when $1ba = 2 \times 1aa$ is satisfied, the amount of current can be controlled by two bits. Therefore, in the case where the switch 2801aa and the switch 2801ba are turned on/off by digital data corresponding to each bit, a digital to analog conversion can be achieved by using the configuration shown in FIG. 28. Thus, in the case of the loads 1201aa and 1201bb being signal lines, a (part of) signal line driver circuit can be obtained by using the configuration shown in FIG. 28. In this case, a digital image signal can be converted into an analog image signal current. The switch 2801aa and the switch 2801ba can be turned on/off by an image signal. Accordingly, the switch 2801aa and the switch 2801ba can be controlled by a circuit (latch circuit) and the like for outputting an image signal.

[0099] The switch 2801aa and the switch 2801ba may be turned on/off temporarily. For example, in a certain period, the switch 2801aa is turned on while the switch 2801ba is turned off, a current is set to be inputted from a resource circuit 2701b to the unit circuit 2704ba and outputted with accuracy, and a current is supplied from the unit circuit 2704aa to the load 1201aa. In another period, the switch 2801aa is turned off while the switch 2801ba is turned on, a current is set to be inputted from a resource circuit 2701a to the unit circuit 2704aa and outputted with accuracy, and a current is supplied from

the unit circuit 2704ba to the load 1201aa. In this manner, the switches may be operated by switching temporally.

[0100] In FIG. 28, two resource circuits are used for supplying a current to unit circuits. FIG. 29 shows the case in which one resource circuit is used for supplying a current to unit circuits.

[0101] It is supposed that, for example, in the case of a wiring 2904c being an H signal, switches 2901ca, 2902ca and 2903cb are turned on while switches 2903ca, 2901cb and 2902cb are turned off. Then, a unit circuit 2704cb becomes capable of being supplied with a current from the resource circuit 2701 whereas a unit circuit 2704cb becomes capable of supplying a current to a load 1201ca. On the contrary, in the case of the wiring 2904c being an L signal, the unit circuit 2704cb becomes capable of being supplied with a current from the resource circuit 2701 whereas the unit circuit 2704ca becomes capable of supplying a current to the load 1201ca. Further, the wiring 2904c, a wiring 2904d and the like may be selected in sequence by a signal. In this manner, the operation of a unit circuit may be switched temporally.

[0102] In the case of the loads 1201ca and 1201da being signal lines, a (part of) signal line driver circuit can be obtained by using the configuration shown in FIG. 29. In addition, the wiring 2904c, the wiring 2904d and the like may be controlled by a shift register and the like.

[0103] Although in this embodiment mode, the configuration including a plurality of current source transistors is shown with reference to the configuration shown in FIG. 13, the invention is not limited to this. The similar configuration can be achieved with reference to another configuration other than the one shown in FIG. 13.

[0104] It can be achieved with reference to the configuration shown in FIG. 9, for example, in that case, one current source circuit 101 and one amplifier circuit (source follower circuit) may be provided corresponding to a plurality of current source transistors. Alternatively, a plurality of current source circuits or a plurality of amplifier circuits (source follower circuits) may be disposed corresponding to a plurality of current source transistors. However, since the circuit scale increases, one current source circuit 101 and one amplifier circuit (source follower circuit) are preferably provided. Though, this amplifier circuit (source follower circuit) in FIG. 9 is constituted by two transistors in many cases, thus a plurality of amplifier circuits (source follower circuits) may be disposed corresponding to a plurality of current source transistors.

[0105] It is to be noted that this embodiment mode is described with reference to the configurations shown in Embodiment Modes 1, 2 and 3. However, the invention is not limited to this and various changes and modifications are possible unless such changes and modifications depart from the scope of the invention. Therefore, the descriptions in Embodiment Modes 1, 2 and 3 can be applied to this embodiment mode.

[Embodiment Mode 5]

[0106] Described in this embodiment mode is the case in which the invention is applied to a pixel having a display element.

[0107] Although this embodiment mode will be described with reference to the configurations shown in FIG. 1 (FIGS. 12, 2 and 5) and FIG. 3 (FIG. 8), the invention is not limited to this. This embodiment mode can be applied to various configurations shown in Embodiment Modes 1 to 4.

[0108] FIGS. 30 and 31 each shows a configuration in which the current source circuit 201 supplies a signal current as an image signal. The direction of current flow is the same in FIG. 30 and FIG. 31, though the polarity of transistors is different. Therefore, the connection is different in FIG. 30 and FIG. 31. Note that an EL element is taken as an example of a load herein.

[0109] When a signal current supplied as an image signal by the current source circuit 201 is an analog value, images can be displayed with analog gray scale. When a signal current is a digital value, images can be displayed with digital gray scale. In order to achieve multi-level gray scale, digital gray scale may be combined with a time gray scale method or an area gray scale method.

[0110] It is to be noted that the time gray scale method can be carried out in accordance with Japanese Patent Application No. 2001-5426, Japanese Patent Application No. 2000-88968 and the like, and the description thereof is omitted herein.

[0111] One gate line for controlling each switch is shared by adjusting the polarity of transistors. According to this, the aperture ratio can be improved, though respective gate lines may be disposed. In particular, when adopting the time gray scale method, a period in which a current is not supplied to a load (EL element) is needed. In that case, another wiring may be provided as a gate line for controlling a switch that can stop supplying a current to the load (EL element).

[0112] FIG. 32 shows a configuration of a pixel including a current source circuit, in which images are displayed in accordance with whether a current supplied by the current source circuit flows or not. When a selective gate line 3206 being selected, a digital image signal (a voltage value in general) is inputted from a signal line 3205 to a capacitor element 3203. It is to be noted that the capacitor element 3203 can be omitted when gate capacitance of a transistor is used instead. A switch 3202 is turned on/off by the held digital image signal. The switch 3202 controls whether a current supplied by a current source circuit 3201 flows to the load 1201 or not. As a result, images can be displayed.

[0113] In order to achieve multi-level gray scale, the time gray scale method and the area gray scale method may be adopted in combination.

[0114] Although one current source circuit 3201 and one switch 3202 are disposed in FIG. 32, the invention is not limited to this. A plurality of pairs of current source

circuit and switch may be disposed to control whether a current from each current source circuit flows or not, and the sum of the current may flow to the load 1201.

[0115] Next, a specific configuration example of FIG. 32 is shown in FIG. 33. The configuration shown in FIG. 1 (FIG. 12, FIG. 2 and FIG. 5) is adopted herein for a current source transistor. A current is supplied from the current source circuit 201 to the current source transistor 202, and the gate terminal of the current source transistor 202 is set to a proper voltage. Then, the switch 3202 is turned on/off in accordance with an image signal inputted from the signal line 3205 to supply a current to the load 1201, and thereby images are displayed.

[0116] It is to be noted that this embodiment mode is described with reference to the configurations shown in Embodiment Modes 1 to 4. However, the invention is not limited to this and various changes and modifications are possible unless such changes and modifications depart from the scope of the invention. Therefore, the descriptions in Embodiment Modes 1 to 4 can be applied to this embodiment mode.

[Embodiment Mode 6]

[0117] Described in this embodiment mode are configurations and operations of a display device, a signal line driver circuit and the like. The circuit of the invention can be applied to a part of a signal line driver circuit and a pixel.

[0118] A display device comprises, as shown in FIG. 34, a pixel array 3401, a gate line driver circuit 3402 and a signal line driver circuit 3410. The gate line driver circuit 3402 sequentially outputs a selective signal to the pixel array 3401. The signal line driver circuit 3410 sequentially outputs a video signal to the pixel array 3401. In the pixel array 3401, a state of light is controlled depending on a video signal to display images. A video signal inputted from the signal line driver circuit 3410 to the pixel array 3401 is a current in many cases. In other words, a state of a display element and an element for controlling the display element that are disposed in each pixel changes in accordance with a video signal (current) inputted from the signal line driver circuit 3410. As a display element disposed in each pixel, an EL element, an element used for FED (Field Emission Display) and the like are taken as an example.

[0119] It is to be noted that a plurality of gate line driver circuits 3402 may be disposed as well as a plurality of signal line driver circuits 3410.

[0120] The signal line driver circuit 3410 can be divided into plural parts. It can be roughly divided, for instance, into a shift register 3403, a first latch circuit (LAT1) 3404, a second latch circuit (LAT2) 3405, and a digital-to-analog converter circuit 3406. The digital-to-analog converter circuit 3406 may have a function to convert a voltage to a current as well as a function to perform gamma correction. That is, the digital-to-analog converter circuit 3406 has a circuit for outputting a current (video signal) to a

pixel, namely a current source circuit, and the invention can be applied thereto.

[0121] As shown in FIG. 32, depending on a pixel configuration, a digital voltage signal for video signal and a controlling current for a current source circuit in a pixel are required to be inputted to the pixel. In that case, the digital-to-analog converter circuit 3406 does not have a digital-to-analog conversion function but has a function to convert a voltage to a current, and has a circuit for outputting the current to a pixel as a controlling current, namely a current source circuit to which the invention can be applied.

[0122] Furthermore, a pixel includes a display element such as an EL element, and a circuit for outputting a current (video signal) to the display element, namely a current source circuit to which the invention can be applied.

[0123] An operation of the signal line driver circuit 3410 is briefly described. The shift register 3403 is constituted by a plurality of columns of flip flop circuits (FF) and the like, to which a clock signal (S-CLK), a start pulse (SP) and a clock inverting signal (S-CLKB) are inputted. In accordance with the timing of these signals, a sampling pulse is outputted in sequence.

[0124] The sampling pulse outputted from the shift register 3403 is inputted to the first latch circuit (LAT1) 3404. In accordance with the timing of the sampling pulse, the first latch circuit (LAT1) 3404 holds a video signal in each column, which has been inputted from a video signal line 3408. It is to be noted that in the case of the digital-to-analog converter circuit 3406 being disposed, the video signal is a digital value. The video signal at this time is a voltage in many cases.

[0125] In the case of the first latch circuit 3404 and the second latch circuit 3405 being circuits that can hold an analog value, the digital-to-analog converter circuit 3406 can be omitted in many cases. In that case, the video signal may be a current. Further, in the case of data outputted to the pixel array 3401 being binary data, that is, a digital value, the digital-to-analog converter circuit 3406 can be omitted in many cases.

[0126] When the holding of video signals is completed until the last column in the first latch circuit (LAT1) 3404, a latch pulse (Latch Pulse) is inputted from a latch control line 3409 during a horizontal flyback period, and the video signals held in the first latch circuit (LAT1) 3404 are transferred to the second latch circuit (LAT2) 3405 at a time. Then, the video signals held in the second latch circuit (LAT2) 3405 are inputted to the digital-to-analog converter circuit 3406 per each row. Signals outputted from the digital-to-analog converter circuit 3406 are inputted to the pixel array 3401.

[0127] During a period in which the video signals held in the second latch circuit (LAT2) 3405 are inputted to the digital-to-analog converter circuit 3406 and then to the pixel 3401, the shift register 3403 outputs a sampling pulse newly. That is, the two operations are carried out at the same time. According to this, a line sequential drive

ing becomes possible. These operations are repeated thereafter.

[0120] In the case of a current source circuit included in the digital to analog converter circuit 3406 being a circuit that performs a setting operation and an output operation, that is, a circuit inputted with a current from another current source circuit and capable of outputting a current without being influenced by variations in characteristics of transistors, a circuit for supplying a current to the current source circuit is required. In that case, a reference current source circuit 3414 is disposed.

[0129] As set forth above, any type of transistor may be used for the transistor in the invention and the transistor may be formed on any type of substrate. Accordingly, the circuits shown in FIG. 34, FIG. 35 and the like may be formed on a glass substrate, a plastic substrate, a single crystalline substrate, an SOI substrate or other substrates. Alternatively, a part of the circuits shown in FIG. 34, FIG. 35 and the like may be formed on a substrate, and the other part of the circuits shown in FIG. 34, FIG. 35 and the like may be formed on another substrate in other words, not all the circuits shown in FIG. 34, FIG. 35 and the like are required to be formed on the same substrate. In FIG. 34, FIG. 35 and the like, for example, the pixel 3401 and the gate line driver circuit 3402 may be formed on a glass substrate by using TFTs, the signal line driver circuit 3410 (or a part of the same) may be formed on a single crystalline substrate, and an IC chip thereof may be connected by COG (Chip On Glass) to be disposed on the glass substrate. Alternatively, the IC chip may be connected to the glass substrate by TAB (Tape Auto Bonding) or a printed substrate.

[0130] It is to be noted that configurations of the signal line driver circuit and the like are not limited to the ones shown in FIG. 34.

[0131] For example, in the case of the first latch circuit 3404 and the second latch circuit 3405 being circuits that can hold an analog value, as shown in FIG. 35, a video signal (analog current) may be inputted from the reference current source circuit 3414 to the first latch circuit (LAT1) 3404. Further, in FIG. 35, the second latch circuit 3405 may be omitted. In that case, the first latch circuit 3404 often includes more current source circuits.

[0132] In such a case, the invention can be applied to a current source circuit in the digital to analog converter circuit 3406 shown in FIG. 34. The digital to analog converter circuit 3406 comprises a lot of unit circuits, and the reference current source circuit 3414 includes the current source circuit 101 and the amplifier circuit 107.

[0133] The invention can also be applied to a current source circuit in the first latch circuit (LAT1) 3404 shown in FIG. 35. The first latch circuit (LAT1) 3404 comprises a lot of unit circuits, and the reference current source circuit 3414 includes a basic current source 101 and an additional current source 103.

[0134] Furthermore, the invention can be applied to a pixel (current source circuit included therein) in the pixel array 3403 shown in FIG. 34 and FIG. 35. The pixel array

3403 comprises a lot of unit circuits, and the signal line driver circuit 3410 includes the current source circuit 101 and the amplifier circuit 107.

[0135] That is, a circuit for supplying a current is disposed throughout a circuit. Such current source circuit is required to output a current with accuracy. Therefore, another current source circuit is used for setting a transistor to output a current with accuracy. The another current source circuit is also required to output a current with accuracy. Thus, as shown in FIGS. 36 to 38, a basic current source circuit is disposed in a certain area, then current source transistors are set in sequence. According to this, a current source circuit can output a proper current to which the invention can be applied.

[0136] When performing a setting operation of a current source circuit, the timing thereof is required to be controlled. In this case, a specific driver circuit (shift register and the like) may be provided in order to control the setting operation. Alternatively, the setting operation of a current source circuit may be controlled by a signal outputted from a shift register for controlling the LAT1 circuit. That is, one shift register may be used for controlling both the LAT1 circuit and the current source circuit. In that case, a signal outputted from the shift register for controlling the LAT1 circuit may be inputted directly to the current source circuit. Alternatively, in order to separate between a control of the LAT1 circuit and a control of the current source circuit, the current source circuit may be controlled through a circuit for controlling the separation. The setting operation of the current source circuit may also be controlled by a signal outputted from the LAT2 circuit. The signal outputted from the LAT2 circuit is a video signal in general, therefore, in order to separate between the case of using as a video signal and the case of controlling the current source circuit, the current source circuit may be controlled through a circuit for controlling the separation. The circuit configuration for controlling the setting operation and the output operation, the operation of the circuit, and the like are disclosed in International Publication WO 03/038793, International Publication WO 03/038794, and International Publication WO 03/038795, and the descriptions thereof can be applied to the invention.

[0137] It is to be noted that this embodiment mode is described with reference to the configurations shown in Embodiment Modes 1 to 5. Therefore, the descriptions in Embodiment Modes 1 to 5 can be applied to this embodiment mode.

[Embodiment Mode 3]

[0138] The invention can be applied to a circuit constituting a display portion of electronic apparatuses. Such electronic apparatuses include a video camera, a digital camera, a poggie type display (head mounted display), a navigation system, an audio reproducing device (an in-car audio system, an audio component set, and the like), a laptop personal computer, a game player, a por-

able information terminal (a mobile computer, a mobile phone, a portable game player, an electronic book, and the like), an image reproducing device provided with a recording medium (specifically, a device that reproduces a recording medium such as a Digital Versatile Disc (DVC)) and includes a display capable of displaying the reproduced images), and the like. That is, the invention can be applied to a pixel constituting a display portion of these apparatuses, a signal line driver circuit for driving the pixel, and the like. Specific examples of these electronic apparatuses are shown in FIG. 39.

[0139] FIG. 39A shows a light emitting device (the light emitting device means here a display device using a self-luminous type light emitting element for a display portion) that includes a housing 13001, a supporting base 13002, a display portion 13003, speaker portions 13004, a video input terminal 13005, and the like. The invention can be applied to a pixel that constitutes the display portion 13003, a signal line driver circuit and the like. Further, according to the invention, the light emitting device shown in FIG. 39A is completed. Since the light emitting device is a self-luminous type, it requires no backlight, and thereby the display portion thereof can be made thinner than a liquid crystal display. Note that the light emitting device refers to all display devices for displaying information, including ones for personal computers, for TV broadcasting reception, and for advertisement.

[0140] FIG. 39B shows a digital still camera that includes a main body 13101, a display portion 13102, an image receiving portion 13103, operating keys 13104, an external connecting port 13105, a shutter 13106, and the like. The invention can be applied to a pixel that constitutes the display portion 13102, a signal line driver circuit and the like. Further, according to the invention, the digital still camera shown in FIG. 39B is completed.

[0141] FIG. 39C shows a laptop personal computer that includes a main body 13201, a housing 13202, a display portion 13203, a keyboard 13204, an external connecting port 13205, a pointing mouse 13206, and the like. The invention can be applied to a pixel that constitutes the display portion 13203, a signal line driver circuit and the like. Further, according to the invention, the light emitting device shown in FIG. 39C is completed.

[0142] FIG. 39D shows a mobile computer that includes a main body 13301, a display portion 13302, a switch 13303, operating keys 13304, an infrared port 13305, and the like. The invention can be applied to a pixel that constitutes the display portion 13302, a signal line driver circuit and the like. Further, according to the invention, the mobile computer shown in FIG. 39D is completed.

[0143] FIG. 39E shows a portable image reproducing device provided with a recording medium (specifically a DVC reproducing device), that includes a main body 13401, a housing 13402, a display portion 13403, a display portion 13404, a recording medium (such as a DVC) reading portion 13405, an operating key 13406, a speaker portion 13407, and the like. The display portion

A13403 displays mainly image data whereas the display portion 13404 displays mainly character data. The invention can be applied to a pixel that constitutes the display portions A13403 and B13404, a signal line driver circuit and the like. It is to be noted that the image reproducing device provided with a recording medium includes a home game player and the like. Further, according to the invention, the DVC reproducing device shown in FIG. 39E is completed.

[0144] FIG. 39F shows a goggle type display (head mounted display) that includes a main body 13501, a display portion 13502, and an arm portion 13503. The invention can be applied to a pixel that constitutes the display portion 13502, a signal line driver circuit and the like. Further, according to the invention, the goggle type display shown in FIG. 39F is completed.

[0145] FIG. 39G shows a video camera that includes a main body 13601, a display portion 13602, a housing 13603, an external connecting port 13604, a remote control receiving portion 13605, an image receiving portion 13606, a battery 13607, an audio input portion 13608, operating keys 13609, and the like. The invention can be applied to a pixel that constitutes the display portion 13602, a signal line driver circuit and the like. Further, according to the invention, the video camera shown in FIG. 39G is completed.

[0146] FIG. 39H shows a mobile phone that includes a main body 13701, a housing 13702, a display portion 13703, an audio input portion 13704, an audio output portion 13705, an operating key 13706, an external connecting port 13707, an antenna 13708, and the like. The invention can be applied to a pixel that constitutes the display portion 13703, a signal line driver circuit and the like. It is to be noted that current consumption of the mobile phone can be suppressed when the display portion 13703 displays white characters on a black background. Further, according to the invention, the mobile phone shown in FIG. 39H is completed.

[0147] When the luminance of the light emitting material is improved in the future, it can be used for a front type or rear type projector by magnifying and projecting outputted light including image data by a lens and the like.

[0148] The aforementioned electronic apparatuses are becoming to be more used for displaying data distributed through a telecommunication path such as Internet and a CATV (Cable Television System), and in particular used for displaying moving pictures. The light emitting device is suitable for displaying moving pictures because the light emitting material can exhibit a remarkably high response.

[0149] Since light emitting parts consume power in a light emitting device, data is desirably displayed so that the light emitting parts may occupy as small area as possible. Accordingly, in the case of a light emitting device being adopted for a display portion that mainly displays character data, such as the one of a portable information terminal, particularly the one of a mobile phone or an audio reproducing device, it is preferably operated so

that the character data emits light by using non-light emitting parts as background.

[0150] As set forth above, the application range of the invention is so wide that it can be applied to electronic apparatuses of all fields. In addition, the electronic apparatuses shown in this embodiment mode may include a semiconductor device with any one of the configurations shown in Embodiment Modes 1 to 4.

Claims

1. A semiconductor device comprising:

a circuit in which a current supplied to a load is controlled by a transistor a source or a drain of which is connected to a current source circuit; and
an amplifier circuit for controlling at least one potential selected from a source potential, a drain potential and a gate potential of the transistor.

2. A semiconductor device comprising:

a circuit in which a current supplied to a load is controlled by a transistor a source or a drain of which is connected to a current source circuit; and
an amplifier circuit for controlling the transistor to operate in a saturation region when a current is supplied from the current source circuit to the transistor.

3. A semiconductor device comprising:

a circuit in which a current supplied to a load is controlled by a transistor a source or a drain of which is connected to a current source circuit; and
an amplifier circuit for stabilizing a potential between the drain and a gate of the transistor.

4. A semiconductor device comprising:

a circuit in which a current supplied to a load is controlled by a transistor a source or a drain of which is connected to a current source circuit; and
a feedback circuit for stabilizing a potential between the drain and a gate of the transistor.

5. A semiconductor device comprising:

a transistor for controlling a current supplied to a load; and
an operational amplifier,
wherein a non-inverting input terminal of the op-

erational amplifier is connected to a drain terminal side of the transistor connected to a current source circuit;
an inverting input terminal of the operational amplifier is connected to a gate terminal of the transistor; and
an output terminal of the operational amplifier is connected to the gate terminal and the inverting input terminal.

6. A semiconductor device comprising:

a transistor for controlling a current supplied to a load; and
a voltage follower circuit,
wherein an input terminal of the voltage follower circuit is connected to a drain terminal side of the transistor connected to a current source circuit; and
an output terminal of the voltage follower circuit is connected to a gate terminal of the transistor.

7. The semiconductor device according to claim 6, wherein the voltage follower circuit is constituted by a source follower circuit.

8. A light emitting device that has a display portion using the semiconductor device according to any one of claims 1 to 7.

9. A digital still camera that has a display portion using the semiconductor device according to any one of claims 1 to 7.

10. A laptop personal computer that has a display portion using the semiconductor device according to any one of claims 1 to 7.

11. A mobile computer that has a display portion using the semiconductor device according to any one of claims 1 to 7.

12. An image reproducing device that has a display portion using the semiconductor device according to any one of claims 1 to 7.

13. A goggle type display that has a display portion using the semiconductor device according to any one of claims 1 to 7.

14. A video camera that has a display portion using the semiconductor device according to any one of claims 1 to 7.

15. A mobile phone that has a display portion using the semiconductor device according to any one of claims 1 to 7.

FIG. 1




FIG. 2




FIG. 3




FIG. 4





FIG. 5








FIG. 6

FIG. 7


(A) SIGNAL INPUTTING PERIOD




(B) COMPLETION OF SIGNAL INPUTTING PERIOD



(C) LIGHT EMITTING PERIOD



(D)



(E)




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30






FIG. 31








FIG. 33

FIG. 34






FIG. 35








FIG. 37

FIG. 38





FIG. 39



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/005601

A. CLASSIFICATION OF SUBJECT MATTER
Int. Cl.⁷ G05P3/24

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Automatic or computerized search (classification system followed by classification symbols)

Int. Cl.⁷ G05P3/24

Documentation searched after date minimum documentation to the extent that such documents are included in the fields searched
 Jitsugo Shikaku Kobo 1922-1996 Jitsugo Shikaku Seisaku Kobo 1996-2004
 Kobo Jitsugo Shikaku Kobo 1971-2004 Jitsugo Shikaku Tokoku Kobo 1995-2004

Electronic data base consulted during the international search (name of data base used, nature providing, search basis used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category ¹	Character of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	JP 02-229809 A (International Business Machines Corp.), 26 September, 1988 (26.09.88), Fig. 6, page 5 4 US 4742292 A 5 EP 282725 A 6 DE 3972275 A	1-6, 9-15 7
K A	JP 2000-112548 A (Ricoh Co., Ltd.), 21 April, 2000 (21.04.00), Fig. 3; Par. 002, (0002) to (0008) 6 US 6087821 A	1-4, 6-15 8
A	JP 2001-284464 A (Ricoh Co., Ltd.), 12 October, 2001 (12.10.01), Figs. 12 to 15, 18 6 US 2001-20944 A1	1-15

☐ Further documents are listed in the continuation of Box C☐ See patent family member¹ Special categories of cited documents:¹ documents defining the general state of the art which is not considered to be of particular relevance¹ earlier application or patent not published on or after the international filing date¹ documents which may throw doubts on priority claims or which are cited to establish the prior art state of knowledge in other specific context (as specified)¹ documents referring to an oral disclosure, use, exhibition or other means¹ documents published prior to the international filing date but later than the priority date claimed¹ later documents published after the international filing date at priority date and not in conflict with the applicant's claim and to supplement the principle or theory underlying the invention¹ documents of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone¹ documents of particular relevance: no obvious inventive step can be considered to involve an inventive step when the document is compared with one or more other such documents, each contribution being the case in a particular field or the art¹ documents: members of the same patent family

Date of the actual completion of the international search

26 July, 2004 (26.07.04)

Date of mailing of the international search report

10 August, 2004 (10.08.04)

Name and new legal address of the ISA²

Japanese Patent Office

Authorized officer

Inventor's No.

Telephone No.

Form PCT/ISA/210 (Revised January 2004)